Module prim_subreg_arb

Parameters

DW: int

SWACCESS:

Ports

we: input

wd: input [DW-1:0]

de: input

d: input [DW-1:0]

q: input [DW-1:0]

wr_en: output logic

wr_data: output logic [DW-1:0]